Low Cost Quasi Binary Weighting Addition Log-SPA LDPC Decoders
نویسندگان
چکیده
This paper proposes a new addition method, which can be applied to reduce the hardware cost of LDPC decoders using log-SPA, which traditionally has the best lowest bit error rate (BER) but the highest hardware requirement. The proposed quasi-binary weighting addition can be simply implemented by OR gates. With auxiliary pseudo-carry circuit, the BER performance can reach a fair level. In the log-SPA message-passing path, numeric transform reduction architecture is proposed for further hardware reduction. Synthesized and numerical results show that the new proposed architecture achieved an up to 32% and 18% total hardware reduction, compared with traditional log-SPA decoders, and the simplest sign-min architecture, respectively, with fair BER performance.
منابع مشابه
Performance Analysis and Implementation for Nonbinary Quasi-cyclic Ldpc Decoder Architecture
Non-binary low-density parity check (NB-LDPC) codes are an extension of binary LDPC codes with significantly better performance. Although various kinds of low-complexity iterative decoding algorithms have been proposed, there is a big challenge for VLSI implementation of NBLDPC decoders due to its high complexity and long latency. In this brief, highly efficient check node processing scheme, wh...
متن کاملAn Alternative FPGA Implementation of Decoders for Quasi-Cyclic LDPC Codes
Due to their Shannon-limit-approaching performance and low-complexity decoding, low-density parity-check (LDPC) codes have been used for forward error correction in a broad-range of communication and storage systems. In addition to its low-complexity, the iterative decoding algorithm used for decoding LDPC codes is inherently parallel. To exploit the parallelism at a larger extent, a significan...
متن کاملAn efficient radix-4 Quasi-cyclic shift network for QC-LDPC decoders
A Radix-4 Quasi-cyclic shift network (QSN) for reconfigurable QC-LDPC decoders is presented in this paper. A complexity reduction technique is described to reduce the total gate count at each stage in addition to the fact that Radix-4 logarithmic barrel shifter naturally offers less number of stages compared to Radix-2. The proposed Radix-4 QSN architecture supports various code rates and all s...
متن کاملFPGA Implementations of LDPC over GF(2m) Decoders
Low Density Parity Check (LDPC) codes over GF(2) are an extension of binary LDPC codes that have not been studied extensively. Performances of GF(2) LDPC codes have been shown to be higher than binary LDPC codes, but the complexity of the encoders/decoders increases. Hence there is a substantial lack of hardware implementations for LDPC over GF(2) codes. This paper presents a FPGA serial implem...
متن کاملOptical LDPC decoders for beyond 100 Gbits/s optical transmission.
We present an optical low-density parity-check (LDPC) decoder suitable for implementation above 100 Gbits/s, which provides large coding gains when based on large-girth LDPC codes. We show that a basic building block, the probabilities multiplier circuit, can be implemented using a Mach-Zehnder interferometer, and we propose corresponding probabilistic-domain sum-product algorithm (SPA). We per...
متن کامل